One technique that is used to reduce the errors brought upon signals, when transmitted over noisy channels, is error control coding. One type of such coding, which has a good performance, is turbo coding. In some of the TMS320C64xTM digital signal processors there is a built in coprocessor that performs turbo decoding.
This study is performed on the account of Communication Developments, within Saab AB and presents an evaluation of this coprocessor. The evaluation deals with both the memory consumption as well as the data rate. The result is also compared to an implementation of turbo coding that does not use the coprocessor.
Source: Linköping University
Author: Ahlqvist, Johan
Similar Projects:
- Digital Sound Recorder with AVR and DataFlash
- An FPGA implementation of a modulator for digital terrestrial television according to the DTMB standard (EEE/ECE Project)
- Study, Design and Implementation of an Application Specific Instruction Set Processor for a Specific DSP Task (Electronics Project)
- Ultrasound Imaging: Signal Acquisition – New Advanced Processing for Biomedical and Industrial Applications (ECE/Biomedical Project)
- Micro-Network Processor – A Processor Architecture for Implementing NoC Routers (EEE/ECE Project)
- Fuzzy Signal Detection in Multiple-access Ultra Wide Band Communication Systems (Electronics Project)
- Cloud Computing Evaluation: How it Differs to Traditional IT Outsourcing (Computer Project)
Follow us on Google+